Abstract-A spin-based logic device is proposed. It is comprised of a common free ferromagnetic layer and four discrete ferromagnetic nanopillars, each containing an independent fixed layer. It has the functionality of a majority gate and is switched via motion of domain walls by spin transfer torque. Validity of its logic operation and a quantitative performance prediction are demonstrated by micromagnetic simulation. It is entirely compatible with complimentary metal-oxide-semiconductor technology.
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PIN-BASED devices are one of the alternative computing technologies listed in the International Technology Roadmap for Semiconductors [1] . Research in spintronics [2] has resulted in fascinating fundamental physics discoveries and in proposals for several spintronic devices [3] . Some of the devices belong to the class with electric inputs and outputs but have a spin degree of freedom involved in their operation: the Datta-Das spin modulator [4] , the spin field-effect transistor [5] , and the magnetic-tunnel-junction-based logic [6] - [9] . The other class consists of proper spintronic devices defined by spin inputs and outputs, e.g., the magnetic cellular automata (MQCA) [10] , the magnetic domain wall logic [11] , the allspin-logic (ASL) device [12] , the domain wall majority gates (DWMGs) [13] , the spin-wave-bus devices [14] , [15] , and the spin gain transistor [16] . In this second class of devices, it is necessary to convert spin to electric outputs and vice versa, in order to communicate with the electronic circuits. However, within the spintronic circuit, the computational variable is stored, and the signal is passed from one device to another in the spin form. A new spin logic device belonging to the second class-the spin torque majority gate (STMG)-is proposed here. The STMG structure can be fabricated using a relatively simple process flow and is fully compatible with complimentary metal-oxide-semiconductor (CMOS) integration. This makes the STMG structure a promising candidate for implementing nonvolatile logic in the future.
The STMG has three inputs and one output. The output of the majority gate assumes the same logical state ("0" or "1") as the majority of the three inputs. Magnetization of a common free layer is switched by spin torque to a state determined by the majority (at least two out of three) of current passed into its inputs.
The stack of layers and materials in a STMG are similar to that in a spin transfer torque random access memory (STTRAM) [17] and therefore are entirely compatible with the CMOS process. However, in the STMG, the inputs are represented by separate nanopillars electrically isolated from each other (see Fig. 1 ). The structure bears some resemblance to a three-terminal STTRAM [18] . Unlike the STTRAM, the STMG can implement complicated logic functions. Even a single majority gate has the functionality of reconfigurable AND or OR logical function of any two inputs with reconfiguration done by setting the third input. Each of the input nanopillars and the output nanopillar has separate fixed layers which are pinned by the antiferromagnetic layers on top of them. The polarity of the voltage applied to each of the input nanopillars [see Fig. 1(a) ] specifies the logical state of the input: "plus" voltage = "1", "minus" = "0". We designate polarities as follows: A = plus, B = plus, and C = minus corresponds to (ppm). "Minus" input voltage to a specified nanopillar drives current from bottom to top and forces the magnetization in the free layer below that nanopillar to align parallel with the magnetization of the fixed layer. For "plus" voltage, the current forces the magnetization below the nanopillar to align opposite to the fixed layer. These local influences interact with each other in the common free layer and set the alignment of the free layer to the alignment of the majority of nanopillars. Once the direction of magnetization settles close to its steady-state value, the input current can be turned off, and the direction of magnetization can be determined from the magnetoresistance of the stack underneath the output nanopillar. Higher magnetoresistance of the antiparallel magnetization corresponds to, e.g., "1," and lower magnetoresistance of the parallel magnetization corresponds 0741-3106/$26.00 © 2011 IEEE to "0." The magnitude of the magnetoresistance is detected with a conventional sense amplifier.
It is advantageous to use materials with perpendicular magnetic anisotropy for the ferromagnetic layers because they have a smaller critical current than in-plane magnetized layers. For such materials, shape anisotropy does not affect device operation. Therefore, one can separate the areas of inputs from the output and place the output on the periphery of the device, arriving at the cross-configuration [see Fig. 1(b) ]. Cross-STMG can be concatenated to produce more complicated circuits, e.g., an adder [19] , [20] , without the need to convert the magnetization signal into the electric one. In the late 1950s, several systems based on Josephson junctions were developed [21] using the theory of majority gate networks but were subsequently overtaken by CMOS.
Our simulations are based on the Landau-Lifshitz-Gilbert equation [22] for magnetization. The effective magnetic field is calculated from the gradient of magnetic energy comprised of the demagnetization energy, material anisotropy, and exchange energy. Simulations are performed using the NIST simulator OOMMF [23] incorporating spin transfer and fieldlike torques (FLTs). The simulations do not include the noise in magnetization due to thermal fluctuations and thus correspond to effectively zero temperature. We neglect the in-plane component of the current in the free layer due to thick metal layers below it, which provide the low-resistance current path. We assume rectangular current pulses starting simultaneously for all inputs, since the typical jitter delays in driving CMOS circuits are much shorter than typical spin torque switching times. The patterns of magnetization at various times (see Fig. 2 ) illustrate the nature of switching. In this example, the initial state of magnetization under the input nanopillars is "000"; the (ppm) polarity of voltages results in the "110" state of the inputs and, thus, the output state "1." The areas with magnetization pointing up are separated from those pointing down by clearly Other parameters are as in Fig. 2. defined domain walls. It may be seen that the current perpendicular to the plane is effective in moving domain walls, and it has been shown elsewhere that perpendicular currents are, in fact, more effective than current along the ferromagnetic wires [24] . The input spin torques at first create the magnetic domains and then move their walls over their respective arms of the cross. The majority of the input torques win over the middle of the cross (either flipping or preserving magnetization there). In this process, the domain walls sometimes retreat, resulting in magnetization's return to original values. However, in the end, the domain wall propagates to the output arm of the cross, and the majority of inputs enforce their magnetization direction at the output. Other examples of simulations are presented in [25] .
The results of simulations for various voltage polarities and input currents are summarized in Fig. 3 . Since the relative magnetization projection varies from 1 to −1, the switching speed is defined as the inverse time from the onset of the current pulse to the last instant that magnetization crosses −0.8. Note that switching does not occur over a range of medium and higher currents. This happens when magnetization waves, reflecting from the ends of the arms of the cross, converge to near the middle of the cross and form pinned domain walls. In order for the domain wall to move, it needs to become longer, which costs energy. Pinning can be alleviated by using materials with a smaller anisotropy as illustrated in Fig. 3 . The critical current corresponds to current density J c = 0.4 MA/cm 2 per input, related to the total area of the free layer. Since scalability of devices is necessary for logic, we examine the dependence of switching on the size of the devices [see Fig. 4(a) ]. Current density is used to compare them fairly. It is found that larger (40-nm) devices suffer from domain wall pinning and do not switch at higher values of current, while the problem disappears as they are scaled to smaller sizes. Also, the critical current density increases for smaller devices, because they have a different aspect ratio (arm width to thickness) and, thus, a smaller out-ofplane component of shape anisotropy. We have also studied the influence of various factors-the Oersted magnetic field (OMF) produced by the current in the nanopillars and the FLT [26] on the switching of the STMG [see Fig. 4(b) ]. It shows that accounting for both factors (as in Figs. 2 and 3 ) produces faster speed for smaller currents and alleviates problems with domain wall pinning at larger currents.
STMG is different from MQCA and DWMG in that it does not require the external clocking magnetic field. This is an important advantage both from the energy consumption and the packaging design standpoint. It is also distinct from ASL which also uses spin torque, but it plays a different role there-to maintain a nanomagnet in an unstable state until a signal arrives to switch it. In ASL, the signal is passed as spin-polarized current, which is known to be fraught with challenges. In STMG, the signal is passed as a wave of magnetization.
In conclusion, a spin logic device-the STMG-is proposed, and its logic operation is verified by micromagnetic simulation. The main advantages over the existing CMOS logic are smaller area, low power [19] , nonvolatility, reconfigurability, and radiation hardness. The disadvantages are slower switching speed and, thus, higher switching energy. Furthermore, STMG also has advantages over other spin-based logic devices (including ones having the majority gate architecture) in simplicity of operation and CMOS compatibility. It promises a better feasibility of its demonstration.
